Google patents faster secure data handling in Arm chips
This filing describes a method for handling secure requests in Arm-based processors. It uses queues to manage these requests so they can be processed in parallel rather than one at a time, allowing the system to handle multiple secure tasks more efficiently.
In the filing’s own words
The present disclosure describes various aspects of implementing parallelizing secure monitor calls in an Arm architecture. In some aspects, an apparatus receives, from an application in a non-secure zone of the computing system, a Secure Monitor Call (SMC) requesting use of one or more trusted resources in a secure zone of the computing system. The apparatus enqueueing the SMC as an entry in a receive (RX) queue and evaluates SMC call information to schedule the SMC call for execution using the one or more trusted resources in the secure zone. Based on the execution of the SMC call, a scheduler receives a response to the scheduled SMC call. The apparatus enqueues the response to the SMC call in a transmit (TX) queue and sends a notification, to the application, indicating that the response to the SMC call is in the TX queue.
What exactly they claim (claim 1)
1. A method of scheduling trusted resources in a secure zone of a computing system, the method comprising: receiving, from an application in a non-secure zone of the computing system, a Secure Monitor Call (SMC) requesting use of one or more trusted resources in the secure zone; enqueueing the SMC as an entry in a receive (RX) queue; evaluating SMC call information included in the enqueued entry; based on the evaluated SMC call information included in the enqueued entry, scheduling the SMC call for execution using the one or more trusted resources in the secure zone; based on the execution of the SMC call, receiving a response to the scheduled SMC call; enqueueing the response to the SMC call in a transmit (TX) queue; and sending a notification, to the application, that indicates that the response to the SMC call is in the TX queue.
Facts
- Company
- Google (Google LLC)
- Official title
- Parallelizing Secure Monitor Calls in an Arm Architecture
- Publication number
- US20260277690A1
- Application number
- 19079963
- Filed
- Mar 14, 2025
- Published
- Sep 17, 2026
- Inventors
- 1
- Claims
- 20
Classified under
G06F 9/5038 Physics & computingG06F 9/505 Physics & computingG06F 21/54 Physics & computingMore from Google in Chips & hardware
- Google patents quantum gates to simulate particle physics Sep 1, 2026
- Waymo patents lidar chips that split light into multiple beams Sep 8, 2026
- Google patents chip design to speed up AI math tasks Sep 8, 2026
- Google patents display that turns off colors to save battery Sep 8, 2026
- Google patents display tech that skips blank screen areas to save power Sep 15, 2026
Summaries are simplified from the filing’s own abstract and first claim. A patent filing is not a product announcement.
Patent data and drawings: U.S. Patent and Trademark Office (USPTO). Nebula is not affiliated with or endorsed by the USPTO.