/Patent Tracker
SamsungGranted patentChips & hardwareInterest 3/10

Samsung patents circuit to sync high-speed data receivers

Patent drawing
Patent drawing from the official filing.

Samsung has received a patent for a specific circuit design used in high-speed data receivers. The system uses a combination of logic dividers and phase interpolators to precisely align clock signals with incoming data. This synchronization is managed by a detector circuit that adjusts the timing within a feedback loop.

Why it mattersThis is a routine hardware improvement that helps ensure data is read accurately at very high speeds, which is essential for reliable wireless and wired connections.

In the filing’s own words

Embodiments herein disclose a phase control circuit for a high-speed ADC clock receiver in a PAM4 receiver comprises of, a plurality of Current-Mode Logic (CML) IQ dividers, a plurality of phase interpolators, and a detector circuit, wherein the detector circuit determines phase relation between plurality of clock signals from the plurality of CML IQ dividers and control inputs of the plurality of phase interpolators in a clock data recovery loop based on the determined phase relation.

What exactly they claim (claim 1)

1. A circuit configured to manage phase for a high-speed analog-to-digital converter (ADC) clock receiver in a pulse-amplitude modulation (PAM) receiver, comprising: one or more Current-Mode Logic (CML) in-phase/quadrature (IQ) dividers; a plurality of phase interpolators; one or more CML to Complementary Metal-Oxide-Semiconductor (CMOS) converters connected to an output of at least one of the plurality of phase interpolator; and a detector circuit configured to determine a phase relation between a plurality of clock signals received from the one or more CML IQ dividers, and control inputs of the plurality of phase interpolators in a Clock and Data Recovery (CDR) loop based on the determined phase relation.

Facts

Company
Samsung (Samsung Electronics Co., Ltd.)
Official title
Phase management circuit for high-speed ADC receivers and methods thereof
Patent number
US12756603B2
Application number
18953479
Filed
Nov 20, 2024
Granted
Oct 6, 2026
Inventors
4
Claims
12

Classified under

H04L 25/4921 Electricity & electronicsH03L 7/093 Electricity & electronics

More from Samsung in Chips & hardware

Summaries are simplified from the filing’s own abstract and first claim. A patent filing is not a product announcement.
Patent data and drawings: U.S. Patent and Trademark Office (USPTO). Nebula is not affiliated with or endorsed by the USPTO.